#5 11/13/01
Hollis

EXPRESS MAIL NO. EL773170591US

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants	:	Walter De Coster et al.
Filed	:	March 29, 2001
For	:	MOS TRANSISTOR IN AN INTEGRATED CIRCUIT AND ACTIVE AREA FORMING METHOD
Docket No.	:	859063.491
Date	:	March 29, 2001

Box Patent Application
Commissioner for Patents
Washington, DC 20231

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicants wish to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references are enclosed). As to any reference supplied, applicants do not admit that it is "prior art" under 35 U.S.C. §§ 102 or 103, and specifically reserve the right to traverse or antedate any such reference, as by a showing under 37 C.F.R. § 1.131 or other method. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,
Walter De Coster et al.
Seed Intellectual Property Law Group PLLC

Robert Iannucci
Registration No. 33,514

RXI:wt
Enclosures:
Postcard
Form PTO-1449
Cited References (7)

701 Fifth Avenue, Suite 6300
Seattle, Washington 98104-7092
Phone: (206) 622-4900 Fax: (206) 682-6031

U:\Float\wendyt\859063.491 p7-17a.doc